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Se |COMPATIBLE----a/2 -PERPHERAL 5, 533,021 7/1996 Branstad et al.. 5,539,660 7/1996 Blair et al.. 5,543,861 8/1996 Harradine et al.. 5,543,951 8/1996 Moehrmann. 5,544,161 8/1996 Bigham et al.. 5,544,327 8/1996 Dan et al.. 5,553,221 9/1996 Reimer et al.. 5,561,791 10/1996 Mendelson et al.. 5,592,612 1/1997 So-called "video-on-demand" systems have become increasingly popular in a number of applications which include distributing pay-per-view movies in hotels, provid ing interactive information at kiosks in Shopping malls, informing and entertaining patients in hospitals, providing in-flight entertainment on major airlines and training at Schools and businesses. The available "video server' technology, however, has Severely limited the implementa tion of these and other potential applications for Video-on demand due to the Size and cost of the necessary equipment and the minimal end-user controls.
A typical application of Video-on-demand is within the hospitality industry where guests are provided with pay-per View Services. The typical Systems which provide these Services rely upon large banks of analog video cassette records (VCRs) and associated video cassette tapes queued to pre-Scheduled times. The drawbacks of these tape-based, analog Systems are the need to provide Security for the tapes, manual handling and loading of the tapes, extensive System maintenance, and the high cost of operation. In addition, many customers have to wait for the Scheduled times to See the movie of their choice. Further, video tapes degrade each time they are played and eventually must be replaced to maintain clarity and quality.
In contrast with Video tape Systems, hard disk drives provide video retrieval on demand without the picture degradation imposed by the analog video cassette tapes. Current hard disk based Video-on-demand Systems, however, Suffer many of the other limitations of tape-based Systems, Such as size, cost and high power consumption. These limitations are the outgrowth of large banks of disk drives utilized to Store audio and Video in a compressed digital format and asSociated large banks of processing electronics required to decompress and encode this digital audio and Video data into Standard analog outputs. These disk-based Systems are not modular or easily expandable, and, in addition, typically require the removal of these banks of disk drives in order to install new video programming. Thus, current hard disk Systems, like tape-based Systems are impractical for many video-on-demand applications.
SUMMARY OF THE INVENTION
The present invention is directed to a multimedia Server which can Simultaneously and independently provide video on-demand to multiple viewers. A Single video program may play with independent Start and Stop times on each of multiple video outputs simultaneously. Alternatively, each of multiple Video outputs may simultaneously play a differ ent Video program, independent of the other Video outputs. The multimedia Server employs a mass Storage device for retrieving a Selection of Video programs Stored in a com pressed digital format. A host is used to issue commands to decoderS Specifying which Video programs to retrieve from mass Storage. The decoders in the multimedia Server utilize a microcontroller for host command interpretation, a data 15   25   35   40   45   50   55   60   65   2  controller for transferring compressed data from mass Stor  age and multiple processors, one per Video channel, to  decompress the Video program data and provide Standard  analog video and Stereo audio outputs. A significant feature of this invention is that it provides prioritized tasks which execute on the decoder microcon troller. Thus, priority is given to currently playing video programs Such that playback is continuous and without interruption unless under command of the viewer. Priority is also given to recovery should a Video program fail. If time is available after Servicing playing and failed programs, a new Video program may be started on an unused channel. To accomplish this prioritization, this invention utilizes a dis patch task which periodically interrupts a proceSS loop. In this manner, the dispatch task, which controls the transfer of compressed data from buffer memory to the multimedia processors which decompress data for currently playing Video programs, is given the highest priority of all tasks. The process loop also contains prioritized tasks. An input task which controls the transfer of compressed data from mass Storage to buffer memory for currently playing Video pro grams is given the highest priority excluding the interrupt driven dispatch task.
Another Significant advantage of this invention is that it provides a decoder which has a memory buffer for matching the comparatively high data transfer rate from a hard disk drive to the comparatively low data output rate of each video channel. The decoder microcontroller meters fixed-length data bursts to each Video channel at regular intervals. This combination of rate-matching buffer and periodic fixed length data bursts to the Video channel processors allows the decoder to have a number of video channels limited only by the maximum continuous data transfer rate of the disk drive.
Other important aspects of this invention are described in detail below and include serial data control of the decoder in a manner which emulates video tape deck control and implementation of an eight Video channel decoder within a standard VME 1U height 19" chassis. One of ordinary skill will recognize other ways of dis tributing the decoder Video and audio outputs to various Viewers. For example, unmodulated decoder outputs may be connected to Video display located in proximity to the multimedia Server. This connection may be direct or through distribution amplifiers. AS another example, the modulator outputs 34 may be broadcast individually or in combination instead of combined with cable television. Files  FIG.3 illustrates some of the various ways in which video programs are imported into the multimedia Server 30 described above. In one Scenario, a Video program, Such as a motion picture, is obtained from a Studio in the form of a video tape 50. The video tape 50 is loaded into a video tape player 52. The output 53 of the video tape player is fed into an encoder 54 which compresses the Video program. The encoder 54 then transferS this compressed digital data to the host 10 via a data link 58. In this scenario, the host is connected to the multimedia server data path 18, which allows the host to upload the compressed digital data to mass Storage 12. In this manner, the Video program information contained on the video tape 50 is transferred to, and stored on, mass Storage 12 as compressed digital data.
Uploading Compressed Data
The video tape 50 typically would be a standard /2" digital Video tape, of which there are Several types, for example Beta SP. The video tape player 52 would be a corresponding digital video tape recorder/player which outputs 53 raw digital data. One of ordinary skill will recognize that the encoder 54 may be any of a variety of available devices which compress raw Video program data and provide com pressed data files which can be transferred to the host 10 over the data link 58. Alternatively, the video tape 50 may be an analog video cassette tape and the Video tape player 52 a conventional analog video cassette recorder (VCR). In that case, the output 53 is analog and an analog-to-digital con version (ADC) must be performed before the video program is compressed. This ADC could be incorporated within the encoder 54 or be external front-end to the encoder 54.
Regardless, the encoder 54 provides a compressed digital data file to the host 10.
The data link 58 can be any of a variety of ways of transferring digital data files. For example, the data link 58 may be a direct connection to the host via a local area network (LAN) 70 . One of ordinary skill in the art will recognize that any means of remotely distributing data could be utilized to upload video programs to the multimedia server. For example, a Standard cable television distribution network could also be used to distribute video program data. One of ordinary skill will also recognize that remote Video program data may be transferred directly to the multimedia server 30 as compressed data files or may be transferred in an uncom pressed analog or digital format to a Video encoder located in proximity to the multimedia Server and then uploaded to the multimedia Server as previously described.
As shown in FIG. 3 The host 10 depicted in FIG. 1 is any platform that can Supply command data for controlling the operation of the multimedia Server. Thus, the host can be, for example, a terminal, a modem or a computer. In a preferred embodiment, the host is a PC. For example, the host may be an Intel Pentium-based microcomputer running under a Microsoft Windows 95 or Windows NT operating system. The command data which the host 10 sends to the decoder 14 is a full set of functions which allow a viewer to control the progreSS of a Video program. These functions, described in detail below, include choosing a Video program; Starting a program, pausing, reversing or fast-forwarding a program; and canceling a program. These functions are independent (300) Sectors. This is that portion of a disk which common operating Systems use for Volume and partition information.
These Sectors are not used in order to avoid inadvertent destruction of Video data should the disk be accessed by a common operating System.
The next 2 sectors (1 Kbyte) are reserved for an allocation bit map 84. There is a one-to-one correspondence between each bit in this bit map and a specific one of the disk data blocks, which are described below. If a bit is set, the corresponding data block is used. If a bit is not Set, the corresponding data block is free. Thus, the allocation bit map 84 facilitates the location of free data blocks when uploading Video program data.
The next 512 sectors (256 Kbyte) are reserved for the directory 86. The directory 86 nominally contains 256 directory entries 88 of 2 sectors (1 Kbyte) each. Each one of these directory entries correspond to a specific video pro gram title Stored on the disk. Hence, nominally 256 unique Video programs can be Stored on a particular disk drive. Each directory entry 88 has the following format: movie name; movie rating; # of data blockS used; Start address of first data block used; Stop address of first data block used; Start address of Second data block used; Stop address of Second data block used; . . . start address of last data block used; Stop address of last data block used. Blocks are only allocated to a Single movie. The last block used by a movie, however, may be only partially filled, resulting in Some Wasted Storage Space.
As shown in FIG. 4 , the first portion 90 of the disk is of fixed size. The second portion 92 of the disk is of variable Size depending on the total size of the hard disk. This Second portion 92 is filled with a series of data blocks 94 of roughly 32 Mbyte each. This size data block corresponds to roughly 3 minutes of movie time if data is compressed in the MPEG-1 format, discussed below. A 32 Mbyte data block 6,018,765 7 Size is a reasonable tradeoff between numerous Small-size blocks which result in too large a directory block and a fewer number of large-size blocks which result in too much wasted Storage in partially used blocks. The actual block size is a multiple of 44X512. The 512 number is derived from the sector size in bytes. The 44 number is a result of the number of bytes transferred at a time to the multimedia processors in each decoder, as described below.
c. Data Path
Referring back to FIG. 1, in a preferred embodiment, the data path 18 interconnecting mass Storage 12 and the decoder 14 is a SCSI-III interface. One of ordinary skill, however, will recognize that the data path 18 can be any bus technology which allows the interconnection of multiple, individually-addressed, independent devices. The bus tech nology must also Support a data transfer rate which is generally greater than the number of multimedia Server channels multiplied by the output data rate for each channel. Referring again to FIG. 1, decoderS 14 read compressed data from mass Storage 12, decompress that data, and produce audio and Video outputs 20. Although, each decoder 14 receives video display commands from the host 10, each decoder 14 independently orchestrates the Sequence of tasks it requires to retrieve and decompress video programs for Simultaneous play on each of its multiple Video channels. In a preferred embodiment, a decoder 14 has eight Video channels capable of Simultaneously and independently play ing up to eight Video programs. That is, eight Separate movies, commercials, or video clipS can Simultaneously play through the decoder 14, a Single movie, commercial or video clip can Simultaneously play on each of the eight video channels of the decoder, with the Video program having independent Start and Stop times on each Video channel; or any combination of the above. Further, multiple decoders 14 can be co-located and linked together with the data path 18 and control path 16 to provide Video channels totalling multiples-of-eight.
A design goal of the present invention was to achieve a decoder implementation which provided as many video channels as possible in a single Standard 19" rack. This was an important design consideration because widely separated data processing electronics, modulators and associated RF (radio frequency) components result in increased intercon nect cabling and associated increased impedance and capaci tance. This leads to Signal degradation, cross-talk and other potential problems. Further, widely Separated components also leads to power distribution problems, Such as Voltage drops due to line resistance and ground loops.
To achieve this goal of a large number of Video channels in a single rack, a preferred decoder provides eight channels in a "1U" VME rack chassis, with the critical processing electronics mounted on a single "6U by 4HP VME board contained within that chassis. The VME standard defines both a bus and the form factor for boards which mate with this bus and is commonly used for process control applica tions. The VME standard defines dimensions in U (units of measure) and HP (horizontal position). For example, a standard "6U by 4HP" board for the VME bus is equivalent to a board dimensioned 234 mn by 160 mm. Thus, all critical processing electronics for a preferred eight-channel decoder are located within a 374.4 cm surface area. Also, the "1U" VME rack chassis is approximately 1.54" (height) x12" (depth)x19" (width) and contains a complete preferred eight-channel decoder, including the VME board described above, power Supply, fan and connectors. The host 10, the mass storage 12 and decoders 14 shown in FIG. 8 each have unique addresses or "IDS." These addresses serve to identify the intended destination of host originating command messages transmitted over the control path 16 to the multiple decoders 14. These addresses also Serve as unique identifiers of the data Source and data destination of devices on the data path 18. The preferred addressing Scheme is the assignment of SCSI address in the range of 0-15 (0-F). These addresses are selectable via rotary Switches on each of the decoder boards and disk 6,018,765 drives and on the PC's SCSI I/O card. Specific addresses may be assigned at random unless on-line updating is implemented. On-line updating is a feature where video programs are playing while Video programs are also being uploaded to mass storage. In that case, the SCSI ID of the host must be leSS than that of any decoder, because the highest priority on the SCSI bus is given to the device with the largest ID. Otherwise, the host will grab the SCSI bus from a decoder during an update and interfere with a video program in progreSS. The hard drive data transfer rate and response time requirements are dependent upon the number of active video channels. With current technology, a single 5'4" hard drive can Supply data at a burst rate approaching 20 Mbytes/ Second and a continuous data transfer rate approaching 6 Mbytes/second or 48 Mbits/second. For data compressed in MPEG-1 format, the output data rate is 1.4 Mbits/second. Thus, a single disk drive can accommodate 32 Video channels, which is less than 48 Mbits/second divided by 1.4 Mbits/second. Current 3%" drive technology is capable of accommodating up to 40 channels. Multiple disk drives and RAIDS are capable of transferring data at an even higher average data rate. Thus, when there are more than 40 active video channels, RAID storage is preferred. The preferred decoderS according to the present invention are advanta geously configured to allow the transfer of MPEG-1 data from a hard disk or RAID at a data rate approaching the disk's or RAIDS maximum continuous data transfer rate.
FIG. 8 illustrates an example configuration of the pre ferred embodiment of the multimedia server described above. This multimedia Server configuration accommodates 32 video channels from a single 5'4" hard disk. Currently, a Seagate 5'4" hard drive is available with a capacity of 9 Gbytes. MPEG-1 video data requires approximately 1 GByte of storage for 90 minutes of video. Thus, a multi media server configured as in FIG. 8 and utilizing a 9 GByte hard disk drive is capable of Supplying 32 different, Simul taneously playing Video programs from a library of Video programs totalling 13.5 hours of playing time. For example, 9 full-length movies, each having a run time of 90 minutes, could be simultaneously and independently playing on these 32 channels.
Serial Control Commands
The basic mechanism used by the host to control a decoder is an ASCII protocol. The host sends a decoder a request, prompting a response from the decoder. This request/response transaction is Sequential, i.e., there is only one request pending at any given time because the control bus is potentially shared by multiple decoders. Also, the decoder does not transmit any unsolicited messages to the host. A preferred protocol has the format: <LR><id><commandd-channel #5 options<CR>, where LF and CR are the ASCII characters line feed and a carriage return, respectively. "Id' is the unique address for each decoder, which is Switch Selectable within each decoder.
"Command" is an ASCII number character associated with the commands discussed below. "Channel if is a number assigned an individual Video channel. "Options' denotes additional fields used for certain commands. The reply format is <LR><iddzstatus.><CR>, where "status" is either the ASCII characters "OK" or "ERR." The ERR response indicates that the command is not valid within the context of the current State of the requested channel.
The PLAY command is used to start a video program. The syntax of the PLAY Command has as options the fields <disk idd <movie #s. "Disk id" specifies one of multiple disks. Each disk nominally contains 255 Separate video programs which are identified by the numbers 1-255 in the "movie #" field. A PLAY command may only be issued to an idle channel or an ERR response results. At the end of a Video program, the decoder will reset and the Screen goes black.
The PLAYNORESET command is the same as the PLAY command except that the Video program remains on the last frame when it stops. The Syntax of this command is the same as for the PLAY command. The CONTINUOUSLOOP command is also the same as the PLAY command except that the Video program repeats automatically. The PAUSE command stops processing of the video and audio Streams. The last valid video frame is displayed and the audio stops. The channel must be in the RUN state for a PAUSE command or an ERR response results.
The CONTINUE command resumes processing of the Video and audio Streams and follows the Standard command Syntax. Only a paused channel may be continued or an ERR response is received. The STOP command terminates processing of the video and audio Streams. The audio stops and the Screen is blanked. A channel must be in a run or paused State to be Stopped or an ERR response is returned. Alternatively, the STOP command is valid at any time and it resets a channel.
The SELECTAUDIO command is used to select the audio channels. This command has an extension field <output Switch>. Each decoder channel has two audio outputs. This provides for full Stereo capability. The normal configuration is therefore a left channel and a right channel. In Some applications, tvo independent monaural channels are encoded in the audio Stream. For example, a Video program may be recorded with two different language tracks. The Select Audio Option "0" sets the audio output to normal, i.e. the left audio channel goes to the left audio phono jack and the right audio channel goes to the right audio channel jack. The Select Audio Option "1" reverses the left and right outputs. In this manner, output Switching is accomplished. internal SCSI core which provides a SCSI-III bus interface at the data port 208 and controls data transfers from the SCSI-III bus into an internal SCSI buffer. When the system bus 202 is available, the 53C720SE becomes the bus master and performs a direct-memory-access (DMA) data transfer from an internal DMA buffer to RAM 210. In this manner, the 53C720SE device can support data bursts of 20 MByte/ second on the SCSI-III bus 18 and 42.66 MByte/second on the system bus 202. in FIG. 9 , the decoder RAM 210 acts as a rate-matching buffer between the high data transfer rate from mass storage to the data controller 206 and the low data processing rate through each multimedia processor Video channel 214. For example, in the preferred embodiment discussed above, the SCSI-III bus transfers mass storage data at 20 MBytes/second (160 MBit/second) and the mul timedia processors each proceSS MPEG-1 compressed data at 1.4 MBits/second. Thus, the RAM buffer must compen Sate for more than two orders-of-magnitude difference between the output data rate and the input data rate.
In a preferred embodiment, shown in FIG. 10, RAM is logically divided into a first half 250 and a second half 252. Each half is also logically divided into eight individual buffers 254, 256 each corresponding to one of the eight decoder video channels described above. Further, individual 6,018,765 13 buffers from the first half 250 pair with corresponding buffers in the second half 252 to form eight individual buffer pairs 258. Each buffer pair 258 creates a "ping-pong" buffer for each of the eight video channels. That is, as the first buffer 254 of a pair is being loaded by the data controller, the second buffer 256 of a pair is being unloaded by its corre sponding multimedia processor. Then the process reverses, with the second buffer 256 being loaded with data while the first buffer 254 is being unloaded. The term "ping-pong" buffer derives from this alternate loading and unloading of each buffer.
FIG. 10 illustrates that a 2. Kbyte portion 260 of each memory partition used for the ping-pong bufferS 254 is allocated to contain the directory information for the video program which plays on the corresponding Video channel. As described above, this directory information is the movie name, rating, number of blocks used, and the Start and Stop The amount of buffer memory which must be allocated per video channel is a function of the total number of video channels in the multimedia server. This follows because the more Video channels, the longer the latency time for mass Storage to retrieve data corresponding to any particular channel. Larger buffers are required to compensate for larger latency times to prevent a Video channel from running out of data. In a preferred embodiment, RAM size varies from 4 Mbytes to 32 Mbytes per decoder or from approximately 256 Kbytes to 4 Mbytes per buffer for each of the eight video channels per decoder. The exact buffer Size is Somewhat leSS than these numbers because of the directory information and data controller microcode allocations described above. Also, the exact buffer size is a multiple of 44X512 bytes for the reasons discussed above regarding the mass Storage file format. The RAM size is predetermined at the time the multimedia Server is configured, based on the number of video channels in the server. RAM size varies in roughly a
Step-wise linear fashion from an 8 channel System to an 80 channel System, given that RAM is available in only groSS increments of, for example, 4 Mbytes.
In a preferred embodiment, RAM is configured with one or two standard 72-pin SIMMs (Single In-line Memory Module) of dynamic RAM (DRAM). These SIMMs each hold a maximum 16 Mbytes organized as 4Mx32 bits. The 32-bit SIMM data lines are buffered to the system data bus. to FIG. 9 , the FIFO 212 buffers data from the RAM 210 into each of the multimedia processors 223 via the PLD 222. This acts as a second or adjunct buffer to the rate matching buffers of the RAM 210, discussed above.
That is, the FIFO 212 allows short, fast bursts of data to be transferred from RAM 210 to the multimedia processors 214 which have a relatively slow data processing rate. This preserves the available bandwidth of the system bus 202 for transfers from the data controller 206 to RAM 210. Further, because the microcontroller 200 performs the transfer of data from RAM to the FIFO as programmed I/O, as described below, the FIFO 212 allows this transfer to proceed at a rate independent of the multimedia processor output data rate, reducing microcontroller processing latency and overhead. The FIFO 212 is logically configured as a 16-bit data portion and an associated address portion, as is discussed in more detail below. The address portion determines the particular multimedia processor 214 which receives the associated FIFO data. The FIFO 212 has a 16-bit data input 211 connected to the system bus 202. The FIFO 212, however, has an 8-bit data output 213 connected to the PLD 222. Thus, the data FIFO 212 performs a 16-bit to 8-bit data bus conversion, which also facilitates the fast and efficient transfer of data from RAM 210 to the multi media processors 214.
g. PLD Shown in FIG. 9 , the PLD 222 controls data transfers from the microcontroller 200 to each of the multimedia processors 214. These transferS are either a direct mode transfer which occurs over a direct path 221 from the system bus 202 or an indirect mode transfer through the FIFO 212 as described above. The direct mode is utilized only upon decoder power-up to initialize the multimedia processors 214 as described below. The indirect mode is used during normal operation to transfer compressed multimedia data to the multimedia processors 214 or to re-initialize a multime dia processor 214 which has Somehow malfunctioned. The PLD 222 also provides much of the "glue logic' which generates control Signals throughout the decoder. For example, the PLD 222 decodes the address portion of the system bus 202 which implements memory-mapped I/O used by the microcontroller 200 to read and write to the various devices listed in FIG. 12 , discussed below. The PLD 222 also generates the required Signals to refresh dynamic RAM 210 and arbitrate between system bus 202 access to RAM and refresh cycles. The PLD also provides system bus control signals for the data controller 206. These functions are discussed in more detail below.
h. Multimedia Processors
As shown in FIG. 11 , each multimedia processor 214 has a decompressor 300, a video encoder 302, and an audio DAC (digital-to-analog converter) 304. The decompressor 300 reads compressed multimedia data over the video data buS 298, decompresses that data, and generates pixel data to the video encoder 302 and audio data to the audio DAC 304.
The video encoder 302 reads the pixel data from the decom pressor 300 over a pixel data bus 308 and generates an analog composite Video output signal 311. The Video encoder 302 also sends horizontal and vertical Sync signals 306 to the decompressor 300. A pi filter 312 removes quantization noise from this composite video signal to produce a video output 314. The audio DAC 304 receives audio data from the decompressor 300 over an audio inter face 310. The audio DAC 304 converts this audio data to an analog left audio signal 318 and an analog right audio signal 320. A left channel low-pass filter 322 and a right channel 6,018,765 15 low-pass filter 324 remove quantization noise from these stereo audio signals, which are then amplified 326, 328 to generate a left audio output 330 and a right audio output 332. The decompressor 300 is interfaced 342 to a local memory 340 which stores compressed and processed multimedia data.
i. Decompressor In a preferred embodiment, the decompressor 300 is a C-Cube Microsystems CL480 MPEG-1 audio/video decoder. The CL480 provides the address, data and control signals 342 to effect a glueless interface to local DRAM 340.
In this embodiment, each CL480 is interfaced to an NEC Electronics, Inc. uPD424260, 256K x 16-bit Dynamic CMOS RAM. In addition to multimedia data, the CL480 utilizes this local DRAM 340 to store C-Cube Microsys tems proprietary microcode which is downloaded over the video data bus 298 during decoder power-up. This video data bus 298 of the CL480300 has an 8-bit bidirectional data bus, a 3-bit address bus and control Signals used to read and write data to the CL480's internal registers and its local DRAM as well as transfer compressed input multimedia data. The pixel data bus 308 transfers decompressed video output data in YUV (luminance-chrominance) format. The CL480's audio interface 310 includes a serial audio sample Signal output, a channel identifier output, which identifies whether the audio Sample output is the left or right Stereo channel, an audio bit clock output, and an 11 MHZ audio Sample-rate clock.
ii. Video Encoder
In a preferred embodiment, the video encoder 302 is a Philips Semiconductors SAA7185 which is MPEG compat ible and interfaces directly to the CL480 pixel data bus 308.
The SAA7185 combines the functions of a luminance/ chrominance encoder and a 10-bit video DAC. That is, the SAA7185 encodes the digital YUV outputs into luminance and color Sub-carrier Signals. It adds horizontal and Vertical Sync and blanking Signals and generates an analog video signal 311 which is selectable to be either NTSC-M or PAL B/G standard compliant. The SAA7185 has an 8-bit input data port which is connected to the video data bus 298 for loading the SAA7185 internal registers and for device initialization. The SAA7185 also has an 8-bit MPEG video input port which is connected to the pixel data bus 308 over which the multiplexed YUV pixel data is transferred directly from the CL480 300.
iii. Audio DAC In a preferred embodiment, the audio DAC 304 is a single Philips Semiconductors TDA1311AT, which processes both left and right stereo audio channels. The TDA1311AT accepts as its input 310 the bit-serial, time-multiplexed Sampled audio output, channel identifier and bit clock Sig nals from the CL480 decoder 300. Internally, the TDA1311AT has an input shift register for each channel which demultiplexes the data input signals 310 and converts the Serial data Stream into pairs of left and right 16-bit audio Samples. Independent left and right channel DACS in the TDA1311AT then create left 318 and right 320 analog audio outputs. The preferred low-pass filters 322, 324 are passive third-order RC circuits having a 20 db bandwidth of 50 KHZ. The preferred audio amplifiers 326, 328 consist of a single Motorola MC33077 containing dual, low noise operational amplifiers, one for each channel to produce left 330 and right 332 channel 75C2 stereo audio outputs. The memory area between EPROM and dynamic RAM addresses the PLD, causing it to decode the address bits A24-A25 and the lower seven address bits to perform specific functions. A24-A25=01 are decoded for either a FIFO write or a read of the decompressor CF Levels. A24-A25=10 are decoded for selecting the data controller. MHz clock used to time dynamic RAM refresh cycles. In addition, the PLD 222 has three configuration input 502 Signals and two configuration output 504 Signals used to dynamically configure the PLD upon decoder power-up. The configuration input 502 Signals include a Serial data line over which configuration data is downloaded, a data clock line which Synchronizes the Serial data, and a configuration input, which must be asserted for the PLD to accept con figuration data. The configuration output 504 Signals include a done signal, which is asserted when configuration is complete and a Status line asserted if configuration was Successful.
The PLD 222 also interfaces to the microcontroller sys tem bus. The PLD has as inputs the system address bus 504, the bi-directional data bus 508 and bus control signals 510. The PLD also has output bus control signals 512. The address bus inputs 504 only include the least significant Seven address bits, A0-A6 in addition to A24-A25.
A24-A25 determine the global address for the PLD itself. That is, A24-A25 specify to the PLD that it needs to perform Some function, perhaps relating to another device. A0-A6 Specify particular devices and registers within the multime dia processors. Included with the control inputs 510 are microcontroller generated chip Selects which indicate when an address on the address bus is valid. The other system bus control inputs 510 allow the PLD to interface to the micro controller. This allows the PLD to respond to either the microcontroller or data controller when a System buS opera tion occurs. These signals include microprocessor read, data strobe and address strobe signals. These control inputs 510 also include function code bits which indicate, for example, when an interrupt cycle or an 8-bit, 16-bit, 32-bit transfer is occurring. The PLD also generates corresponding System bus control outputs 512 which include data strobe acknowl edge Signals.
Arbitration of the system bus between the microcontroller and the data controller is accomplished with two bus arbi tration inputs 514 and one bus arbitration output 518. The inputs 514 include a microcontroller chip Select and a bus control termination handshake Signal from the data control ler. The output 518 is a bus control acknowledge handshake Signal to the data controller.
FIG. 13 also illustrates the implementation of decoder board addressing. Each decoder board has a SCSI address which is also an RS-232 address. The board ID 520 inputs are 4 bits from a rotary Switch which yield an address in the range 0-F which the PLD places on the data bus 508 in response to a microcontroller read of a Specific memory address. This allows the microcontroller firmware to obtain the decoder board address and acknowledge this address in response to RS-232 commands or SCSI bus transfers.
The PLD 222 also generates SIMM control signals 522. These signals allow the PLD to refresh the dynamic RAM and arbitrate access to this RAM between the microcontroller, data controller and PLD refresh cycles. These signals include column and row address Selects, write enables and a signal which controls the address multiplexing into the SIMMs, which occurs in two groups of 11-bits. A read SIMM ID 524 signal enables an buffer external to the PLD to place an ID byte on the system data bus 508 which the microcontroller can read to determine the amount of RAM, which is varied in a predetermined fashion as a function of Video channels in a particular multimedia Server configuration, as described above.
The decompressors can be individually or collectively reset. At decoder power-up, all decompressors are reset. If there is a malfunction of a particular decompressor which cause one video channel to fail, that particular decompressor can be reset without affecting the other decompressors. AS shown in FIG. 13 , this is accomplished with the video resets 530. There are four video reset signals. Three are decoded with an external 3-to-8 demultiplexer to create eight indi vidual reset Signals to the individual decompressors. The fourth Signal controls an enable input on the demultiplexer, which resets all eight reset Signals when asserted.
As shown in FIG. 13 , data transfers to the decompressors and Video encoderS occur over the bi-directional Video data bus 298. Data is transferred into a specific decompressor or Video encoder through the use of eight decompressor chip selects 532 and eight video encoder chip selects 534, one for each of these devices. TransferS are completed by a VDTACK (video data acknowledge) 544 input signal. In addition, the decompressors and Video encoders each have registers which can be read to or written from the Video data buS 298. These registers are used to initialize, Supply data, report Status and control operation of these components. The PLD 222 has four register address outputs 538 which control these registers, including three bits of register address and a read/write bit.
As shown in FIG. 13 and described in more detail below, FIFO data 550 is routed through the PLD 222 to the video data bus 298. The PLD 222 has several inputs and outputs which control both the loading of data into the FIFO from control of the PLD. FIFO control 552 outputs include a reset which clears the FIFO, a write signal which transfers data into the FIFO from the system data bus, and two read signals which transfer FIFO data to the PLD. A FIFO empty 554 input signal informs the PLD when the FIFO is empty. The PLD 222 also provides a 5-bit FIFO input video address bus 560 which feeds the address portion of the FIFO. The least-significant 3-bits of this video address Signifies one of the eight decompressors. The most-significant 2-bits of this Video address Signifies one of four decompressor registers. The output of the address portion of the FIFO Supplies these video addresses to the PLD 222 over the FIFO video address bus 562. A Read CF Level output 528 enables eight status lines, one from each decompressor, onto the data bus 508. Each of these Status lines indicates when the corresponding decompressor is not ready to accept more data from the FIFO. The microcontroller determines this status by reading a specific memory address, which is decoded by the PLD before asserting Read CF level 528. Next the PLD asserts FIFO write 610, which loads the data from the system bus 202 into the data FIFO 600, 602 and address from the FIFO input video address bus 560 into the address FIFO 604. Finally, the PLD asserts an acknowledge ment to the microcontroller. Then FIFO empty is de-asserted. When the PLD detects that the FIFO is no longer empty, it begins an unload Sequence. The PLD 222 first asserts a read 612 for the least significant data byte 600 and the video address 604. The PLD also decodes the video address bus into 562 the corresponding decompressor register address and chip select 532, which is asserted. The PLD then waits to detect the video data acknowledge signal. Then the PLD asserts a read 614 for the most significant data byte 602. The register address is incremented by the PLD 222 and the chip select 532 is again asserted. The PLD 222 then waits once more for the Video data acknowledge Signal. This completes one FIFO unload cycle. To insure that a video program runs continuously, the proceSS loop has a two-tier priority Scheme. The higher tier is assigned to two ISRS, a higher-priority dispatch ISR 770 and a lower-priority serial port ISR 760. These are time critical routines that are loaded at power-up from ROM to memory on-board the microcontroller. The dispatch ISR 770 distributes data from the RAM buffer to the multimedia processors, as described below. The serial port ISR 760 is triggered when a hardware interrupt is generated by a received character at the serial port 762. This ISR simply transferS the received character into a command buffer in the microcontroller on-board RAM 764, clears the interrupt condition 768, and returns to the process loop 768.
The lower tier routines are not interrupt-driven but, rather, are scheduled according to priority by the process loop 750. The highest priority of these routines transferS data from mass storage through the data controller and into the RAM 752. This routine monitors the flags associated with the video channel buffers. When a buffer empty flag is detected, this routine initiates the data controller firmware which controls a data transfer from mass Storage and a DMA transfer to RAM.
The next highest priority routine handles Video program failures. An error processing routine 754 monitors the Status of the multimedia processors. This routine monitors each multimedia processor. If a particular multimedia processor has not consumed data for an unusual period of time, the routine resets the decompressor of that Video channel and downloads its microcode. In a preferred embodiment, this routine waits for a period of three video frame times before resetting the multimedia processor. Program data is then downloaded into the corresponding RAM buffers to con tinue the Video program that was playing. The Video pro gram is initiated past the point where the multimedia pro ceSSor failed on the theory that Something in the previous data Stream was potentially responsible for the failure of the decompressor. During the reset period, the Video encoder will "hang," the Video Screen will go green, and the audio output will go Silent. Typically, three Seconds of program ming will be disrupted during this process.
A lower priority routine is the command interpreter 756, which processes incoming command data. When a full command is assembled in the command buffer by the serial port ISR 760, this routine interprets the command and initiates the appropriate action, e.g. starting a new program.
In a preferred embodiment, a line feed (LF) and carriage return (CR) are the delimiters for commands. This routine Searches for a CR in the command buffer, indicating a complete command is assembled.
The lowest priority routine is that which begins a new data stream on a video channel 758. This routine is active, for example, after the appropriate PLAY command is received at the control port, as described above. This routine locates a free video channel, downloads the Selected movie direc tory information to the ping-pong buffer associated with the free Video channel, and Sets the buffer empty flag. So that the buffer fill routine 752 will download the requested com pressed Video program data.
iii. Dispatch ISR As noted above, the dispatch ISR 770 has a higher priority than tasks in the process loop 750 or the serial port ISR 760. This interrupt is triggered at regular intervals 772 by an internal timer within the microcontroller. During each of these intervals, this ISR distributes data from the RAM buffer to the FIFO that feeds data to the multimedia pro ceSSors of each Video channel. The period between interrupts is chosen to be slightly smaller than the block size of the data transferred to a multimedia processor per interrupt divided by the data processing rate of a multimedia processor. In a preferred embodiment, the MPEG-1 standard requires an output data rate of 1.4 Mbits per second. In this embodiment, the internal FIFO of the CL480 decompressor can accept no more than 44 bytes of data in a burst without generating an indeterminate delay which would stall the video input data bus common to all of the CL480s of each video channel.
This yields an interval of (44x8 bits)/(1.4 Mbits per second)=251.4 usec. Thus, the internal timer of the MC68349 is set to generate a level 7 (highest priority) The multi-channel, multimedia data Server has been dis closed in detail in connection with the preferred embodiments, but these embodiments are disclosed by way of examples only and are not to limit the Scope of the present invention, which is defined by the claims that follow. One of ordinary skill in the art will appreciate many variations and modifications within the Scope of this invention. an input task which controls the transfer of compressed Video data from Said data port to Said memory buffer; a command task, lower in priority than Said input task, which monitors for a completed command received on Said Serial port; an initiation task, lower in priority than Said command task, which starts a video program on one of Said processors, and a dispatch task which interrupts Said proceSS loop at regular intervals, Said dispatch task controlling the transfer of compressed Video data from Said memory buffer to Said processors. 4. A multimedia Server for Simultaneously and indepen dently providing Video-on-demand to a plurality of viewers comprising: a mass Storage device for Storing and retrieving multiple Video programs formatted as compressed digital mul timedia data files, said device having a maximum continuous data transfer rate for compressed digital 
